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ABSTRACT
The dependency on the correct functioning of embedded systems
is rapidly growing, mainly due to their wide range of applica-
tions, such as micro-grids, automotive device control, health care,
surveillance, mobile devices, and consumer electronics. Their
structures are becoming more and more complex and now re-
quire multi-core processors with scalable shared memory, in order
to meet increasing computational power demands. As a conse-
quence, reliability of embedded (distributed) software becomes a
key issue during system development, which must be carefully ad-
dressed and assured. The present research discusses challenges,
problems, and recent advances to ensure correctness and timeli-
ness regarding embedded systems. Reliability issues, in the de-
velopment of micro-grids and cyber-physical systems, are then
considered, as a prominent verification and synthesis application.
In particular, machine learning techniques emerge as one of the
main approaches to learn reliable implementations of embedded
software for achieving a correct-by-construction design.
1. INTRODUCTION
Generally, embedded computer systems perform dedicated func-
tions with a high degree of reliability. They are used in a vari-
ety of sophisticated applications, which range from entertainment
software, such as games and graphics animation, to safety-critical
systems, including nuclear reactors and automotive controllers [1].
Embedded systems are ubiquitous in modern day information sys-
tems, and are also becoming increasingly important in our society,
especially in micro-grids, where reliability and carbon emission re-
duction are of paramount importance [2], and in cyber-physical
systems (CPS), which demand short development cycles and again
a high-level of reliability [3]. As a consequence, human life has
also become more and more dependent on the services provided
by this type of system and, in particular, their success is strictly
related to both service relevance and quality.
Figure 1 shows embedded systems examples, which typically con-
sist of a human-machine interface (e.g., keyboard and LCD), a
processing unit (e.g., real-time computer system), and an instru-
mentation interface (e.g., sensor, network, and actuator) [1]. In-
deed, many current embedded systems, such as unmanned aerial
vehicles (UAVs) [4] and medical monitoring systems [5], become
interesting solutions only if they can reliably perform their target
tasks. Besides, when physical interaction with the real world is
needed, which happens in CPS, additional care must be taken,
mainly when human action is directly replaced, as in vehicle driv-
ing. Regarding the latter, even human-in-the-loop feedback con-
trol can be employed, which raises deeper concerns w.r.t. relia-
bility of human behavior modeling and system implementation.
Consequently, it is important to go beyond design correctness and
also address behavior correctness, which may be performed by in-
corporating system models. In particular, these models can be
Figure 1: An embedded system is part of a well-specified
larger system (intelligent product).
used for synthesizing a given system, ensuring that all needed
functions are correctly implemented and the correct behavior ex-
hibited, i.e., the system is indeed correct by its method of con-
struction [6]. Here, machine learning emerges as a powerful tech-
nique to automatically learn the correct behavior of the system,
which must provably satisfy a given correctness specification σ.
Specifically, synthesizers can use σ as starting point and then
incrementally produce a sequence of candidate solutions that sat-
isfy σ, by integrating deductive methods with inductive inference
(learning from counterexamples) [7]. As a result, a given candi-
date solution can be iteratively refined to match the specification
σ based on a counterexample-guided learning approach.
2. VERIFICATION AND SYNTHESIS
CHALLENGES FOREMBEDDED SYSTEMS
State-of-the-art verification methodologies for embedded systems
generate test vectors (with constraints) and use assertion-based
verification and high-level processor models, during simulation [8],
as shown in Figure 2. Here, the main challenges regarding the ver-
ification of embedded systems lie on improving coverage, pruning
the state-space exploration during verification, and incorporating
system models, which allow specific checks regarding system be-
havior and not only code correctness. Additionally, embedded
system verification raises additional challenges, such as: (1) time
and energy constraints; (2) handling of concurrent software; (3)
platform restrictions; (4) legacy designs; (5) support to different
programming languages and interfaces; and (6) handling of non-
linear and non-convex optimization functions.
Indeed, the first two aspects are of extreme relevance in micro-
grids and cyber-physical systems, in order to ensure reliability,
which is a key issue for (smart) cities, industries, and consumers,
and the third one is essential in systems that implement device
models, such as digital filters and controllers, which present a be-
havior that is highly dependent on signal inputs and outputs and
whose deployment may be heavily affected by hardware restric-
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Figure 2: Verification and synthesis methodologies for
embedded systems.
tions. The fourth aspect is inherent to a large number of em-
bedded systems from telecommunications, control systems, and
medical devices. In particular, software developed for those sys-
tems has been extensively tested and verified, and also optimized
for efficiency over years. Therefore, when a new product is de-
rived from a given platform, a lot of legacy code is usually reused
for reducing development time and improving code quality. The
fifth aspect is related to the evolution of development processes
and technologies, which may delay the application of suitable ver-
ification and synthesis approaches if verifiers and synthesizers do
not support different programming languages and interfaces. The
last one is related to the widespread use of embedded systems in
autonomous vehicle navigation systems, which demand optimiza-
tion solving during their execution for a wide range of functions,
including non-linear and non-convex optimization functions.
Those challenges place difficulties for developing (reliable) synthe-
sizers for embedded systems, especially for CPS and micro-grids,
where the controlled object (e.g., physical plant) typically exhibits
continuous behavior whereas the controller (usually implemented
by a real-time computer system) operates in discrete time and
over a quantized domain (cf. intelligent product in Figure 1). In
particular, synthesizers for those systems need to consider the ef-
fects of the quantizers (A/D and D/A converters), when a digital
equivalent of the controlled object is considered, i.e., a model of
their physical environment. Additionally, finite-precision arith-
metic and their related rounding errors need to be considered
when correct-by-construction code is generated for embedded sys-
tems. The main challenge lies on exploiting effectively and ef-
ficiently counterexamples provided by verifiers to automatically
learn reliable embedded software implementations (cf. Figure 2).
3. RESEARCH PROBLEM (RP)
This research statement tackles six major problems in computer-
aided verification and synthesis for embedded systems, which are
(partially) open in current published research.
(RP1) provide suitable encoding into SMT, which may extend
the background theories typically supported by SMT solvers, with
the goal of reasoning accurately and effectively about realistic
embedded (control) software.
(RP2) exploit SMT techniques to leverage bounded model check-
ing of multi-threaded software, in order to mitigate the state-
explosion problem due to thread interleaving.
(RP3) prove correctness and timeliness of embedded systems, by
taking into account stringent constraints imposed by hardware.
(RP4) incorporate knowledge about system purpose and associ-
ated features to detect system-level and behavior failures.
(RP5) provide tools and approaches capable of addressing differ-
ent programming languages and application interfaces, with the
goal of reducing the time needed to adapt current verification
techniques to new developments and technologies.
(RP6) develop automated synthesis approaches that are algo-
rithmically and numerically sound, in order to handle embedded
(control) software that is tightly coupled with the physical envi-
ronment by considering uncertain models and FWL effects.
4. CURRENT ACHIEVEMENTS AND
FUTURE TRENDS
In order to support SMT encoding (RP1), Cordeiro, Fischer,
and Marques-Silva proposed the first SMT-based BMC for full
C programs, called Efficient SMT-Based Context-Bounded Model
Checker (ESBMC) [9], which was later extended to support C++,
CUDA, and Qt-based consumer electronics applications. This ap-
proach was also able to find undiscovered bugs related to arith-
metic overflow, buffer overflow, and invalid pointer, in standard
benchmarks, which were later confirmed by the benchmarks’ cre-
ators (e.g., NOKIA, NEC, NXP, and VERISEC). Other SMT-
based BMC approaches have also been proposed and implemented
in the literature [10, 11], but the coverage and verification time of
all existing ones are still limited to specific classes of programs, es-
pecially for those that contain intensive floating-point arithmetic
and dynamic memory allocation. One possible research direc-
tion is to bridge the gap between BMC tools and SMT solvers to
propose background theories and develop more efficient decision
procedures to handle specific classes of programs.
The SMT-based BMC approach proposed by Cordeiro, Fischer,
and Marques-Silva was further developed to verify correct lock ac-
quisition ordering and the absence of deadlocks, data races, and
atomicity violations in multi-threaded software based on POSIX
and CUDA libraries (RP2) [12, 13], considering monotonic partial-
order reduction and state-hashing techniques, in order to prune
the state-space exploration. Recent advances for verifying multi-
threaded C programs have been proposed to speed up the ver-
ification time, which significantly prune the state-space explo-
ration; however, the class of concurrent programs (e.g., OpenCL
and MPI) that can be verified is still very limited. One possi-
ble research direction is to further extend BMC of multi-threaded
programs via Sequentialization [14] and also analyze interpolants
to prove non-interference of context switches [15].
Novel approaches to model check embedded software using k -
induction and invariants were proposed and evaluated in the liter-
ature (RP3), which demonstrate its effectiveness in some real-life
embedded-system applications [16]. However, the main challenge
still remains open, i.e., to compute and strengthen loop invariants
to prove program correctness and timeliness in a more efficient
and effective way, in order to be competitive with other model-
checking approaches [17]. In particular, invariant-generation algo-
rithms have substantially evolved over the last years, with the goal
of discovering inductive invariants of programs or continuously re-
fine them during verification [18]. Yet there is still a lack of stud-
ies for exploiting the combination of different invariant-generation
algorithms (e.g., interval analysis, linear inequalities, polynomial
equalities and inequalities) and how to strengthen them.
State-of-the-art SMT-based context-BMC approaches were ex-
tended to verify overflow, limit cycle, stability, and minimum
phase, in digital systems (RP4). Indeed, digital filters and con-
trollers were tackled, in order to verify system-level properties of
those systems, specified as linear-time temporal logic [19, 20]. In
particular, a specific UAV application was tackled, with the goal
to verify its attitude controllers. In general, however, there is
still a lack of studies to verify system-level properties related to
embedded systems; emphasis should be given to micro-grids and
cyber-physical systems, which require high-dependability require-
ments for computation, control, and communication. Addition-
ally, the application of automated fault detection, localization,
and correction techniques to digital systems represents an impor-
tant research direction to make BMC tools useful for engineers.
Although ESBMC was extended to support C/C++ and some
variants (RP5), new application interfaces and programming lan-
guages are often developed, which require suitable verifiers. In-
deed, it would be interesting if a new programming language
model could be loaded, which along with a BMC core could check
different programs. Some work towards that was already pre-
sented by [21], which employed operational models for checking
Qt-based programs from consumer electronics. In summary, the
BMC core is not changed, but instead an operational model, which
implements the behavior and features of Qt libraries, is used for
providing the new code structure to be checked. Such research
problem is closely related to the first one (RP1) and has the
potential to devise a new paradigm in software verification.
State-of-the-art synthesis approaches (RP6) for embedded (con-
trol) systems typically disregard the platform in which the embed-
ded system software operates and restrict itself to generate code
that do not take into account FWL effects. However, the synthe-
sized system must include the physical plant to avoid serious sys-
tem’s malfunctioning (or even a catastrophe) due to the embedded
(control) software, e.g., the Mars Polar Lander did not account for
leg compressions prior to landing [22]. Research in this direction
has made some progress to design, implement, and evaluate an
automated approach for generating correct-by-construction digi-
tal controllers that is based on state-of-the-art inductive synthesis
techniques [6]. However, there is still little evidence whether that
approach can scale for larger systems modeled by other types of
representations (e.g., state-space). Another research direction for
synthesizers is to automatically produce UAV trajectory and mis-
sion planning code, by taking into account system’s dynamics and
nonholonomic constraints. As a result, verifiers and synthesizers
need to handle a wide range of functions, including non-linear and
non-convex optimization problems [23]. Machine learning tech-
niques could be employed here to learn from counterexamples,
i.e., in the inductive step, synthesizers could learn the model from
raw data, and in the deductive step, the model could be applied
to predict the behaviour of new data [24].
5. CONCLUSIONS
This research statement presented the main challenges related to
the verification of design correctness, in embedded systems, and
also raised some important side considerations about synthesis.
Given that software complexity has significantly increased in em-
bedded products, there is still the need for stressing and exhaus-
tively covering the entire system state space, in order to verify
low-level properties that have to meet the application’s deadline,
access memory regions, handle concurrency, and control hardware
registers. Besides, there is a trend towards incorporating knowl-
edge about the system to be verified, which may take software
verification and synthesis one step further, where not only code
correctness will be addressed, but also full system reliability. Fi-
nally, it seems interesting to provide behavioral models when new
application interfaces or programming language features are used,
in order to extend the capabilities of current verification tools,
without changing the core BMC module.
As future perspective, the main goal of this research is to extend
BMC as a verification and synthesis tool for achieving correct-
by-construction embedded system implementations. Special at-
tention will be given to CPS and modern micro-grids, considering
small-scale versions of a distributed system, so that reliability and
other system-level properties (e.g., carbon emission reduction in
smart cities) are amenable to automated verification and synthe-
sis, probably through behavior models.
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